Wafer-level testing and test during burn-in for integrated circuits
| Main Author: | |
|---|---|
| Corporate Author: | |
| Other Authors: | |
| Format: | Book |
| Language: | English |
| Published: |
Boston :
Artech House,
2010.
|
| Series: | Artech House integrated microsystems series
|
| Subjects: | |
| Online Access: | http://site.ebrary.com/lib/ucy/Doc?id=10412729 |