Path delay fault testing for digital VLSI circuits using specialized binary decision diagrams/
Main Author: | Χρίστου, Κυριάκος Α. |
---|---|
Format: | Book |
Language: | English |
Published: |
Nicosia:
[s. n.],
2012
|
Subjects: |
Similar Items
-
Delay fault testing for VLSI circuits/
by: Krstic, Angela, 1965-
Published: (1998) -
Circuit design for CMOS VLSI/
by: Uyemura, John P. 1952-
Published: (1992) -
VLSI circuits for biomedical applications
Published: (2008) -
Symbolic analysis and reduction of VLSI circuits/
by: Qin, Zhanhai, 1976-
Published: (2005) -
Power-constrained testing of VLSI circuits/
by: Nicolici, Nicola
Published: (2003)