Cover Image

Design verification with e/

Main Author:	Palnitkar, Samir
Format:	Book
Language:	English
Published:	Upper Saddle River, NJ: Prentice Hall PTR, c2004
Subjects:	Computer hardware description languages Integrated circuits > Verification Integrated circuits > Design and construction

Similar Items

Writing testbenches functional verification of HDL models /
by: Bergeron, Janick.
Published: (2002)

Writing testbenches: functional verification of HDL models/
by: Bergeron, Janick
Published: (2003)

Systemverilog for verification: a guide to learning the testbench language features/
by: Spear, Chris
Published: (2006)

Verification plans: the five-day verification strategy for modern hardware verification languages/
by: James, Peet
Published: (2004)

Principles of functional verification/
by: Meyer, Andreas S.
Published: (2004)

Writing testbenches : functional verification of HDL models /
by: Bergeron, Janick
Published: (1990)

System specification & design languages best of FDL'02 /
Published: (2003)

System-on-chip methodologies & design languages/
Published: (2001)

Principles of functional verification /
by: Meyer, Andreas
Published: (2003)

Digital electronics and design with VHDL/
by: Pedroni, Volnei A.
Published: (2008)

EDA for IC system design, verification, and testing /
Published: (2006)

EDA for IC system design, verification, and testing/
Published: (2006)

Timing verification of application-specific integrated circuits (ASICs)/
by: Nekoogar, Farzad
Published: (1999)

Professional verification a guide to advanced functional verification /
by: Wilcox, Paul, MBA.
Published: (2004)

Verilog HDL : a guide to digital design and synthesis /
by: Palnitkar, Samir
Published: (1996)

Verilog HDL : a guide to digital design and synthesis /
by: Palnitkar, Samir
Published: (1996)

Verilog HDL: a guide to digital design and synthesis/
by: Palnitkar, Samir
Published: (2003)

Verilog HDL : a guide to digital design and synthesis /
by: Palnitkar, Samir.
Published: (2003)

Effective functional verification: principles and processes/
by: Vasudevan, Srivatsa
Published: (2006)

Hardware verification with C++: a practitionerʹs handbook/
by: Mintz, Mike
Published: (2006)

Layout design and verification/
Published: (1986)

Functional verification coverage measurement and analysis/
by: Piziali, Andrew
Published: (2004)

Scalable hardware verification with symbolic simulation/
by: Bertacco, Valeria
Published: (2006)

VHDL starter's guide/
by: Yalamanchili, Sudhakar
Published: (1998)

VHDL: a starter's guide/
by: Yalamanchili, Sudhakar
Published: (2005)

Advanced verification techniques : a systemC based approach for successful tapeout /
by: Singh, Leena
Published: (2004)

Advanced verification techniques: a SystemC based approach for successful tapeout/
by: Singh, Leena, 1971-
Published: (2004)

Comprehensive functional verification the complete industry cycle
by: Wile, Bruce.
Published: (2005)

Comprehensive functional verification the complete industry cycle/
by: Wile, Bruce
Published: (2005)

Formal specification and verification in VLSI design/
by: Davie, Bruce S.
Published: (1990)

Symbolic simulation methods for industrial formal verification/
by: Jones, Robert B.
Published: (2002)

Introduction to formal hardware verification/
by: Kropf, Thomas, 1961-
Published: (1999)

Logic synthesis and verification algorithms
by: Hachtel, Gary D.
Published: (2002)

Logic synthesis and verification algorithms/
by: Hachtel, Gary D.
Published: (1996)

VHDL starter's guide/
by: Yalamanchili, Sudhakar
Published: (1998)

Computer aided verification :10th International Conference, CAV. ʹ98, Vancouver, BC, Canada, June 28 - July 2, 1998 :proceedings /
Published: (1998)

Verification techniques for system-level design/
by: Fujita, Masahiro, 1956-
Published: (2008)

Active-HDL complete FPGA verification environment.
Published: (1990)

Verification of systems and circuits using LOTOS, Petri Nets, and CCS
by: Yoeli, Michael, 1917-
Published: (2008)

Design through Verilog HDL/
by: Patmanapan, Ti Ar, 1957-
Published: (2004)

Cannot write session to /tmp/vufind_sessions/sess_nn272hrlhvvs8arsieh2ehksn6