Skip to content
Toggle navigation
Language
English
Deutsch
Español
Français
Italiano
日本語
Nederlands
Português
Português (Brasil)
中文(简体)
中文(繁體)
Türkçe
עברית
Gaeilge
Cymraeg
Ελληνικά
Català
Euskara
Русский
čeština
Suomi
Svenska
polski
Dansk
slovenščina
اللغة العربية
বাংলা
All Fields
Title
Author
Subject
Call Number
ISBN/ISSN
Find
Advanced
Design verification with e/
Holdings
Cite this
Text this
Email this
Export Record
Export to RefWorks
Export to EndNoteWeb
Export to EndNote
Design verification with e/
Main Author:
Palnitkar, Samir
Format:
Book
Language:
English
Published:
Upper Saddle River, NJ:
Prentice Hall PTR,
c2004
Subjects:
Computer hardware description languages
Integrated circuits
>
Verification
Integrated circuits
>
Design and construction
Holdings
Description
Similar Items
Staff View
Βιβλιοθήκη
Ταξιθετικός αριθμός
Αριθμός Αντιτύπων
Πληροφορίες
Κατάσταση
Πανεπιστήμιο Κύπρου - Ανοιχτό Πανεπιστήμιο Κύπρου
TK7885.7.P33 2004
1
Προβολή
OPAC
Similar Items
Writing testbenches functional verification of HDL models /
by: Bergeron, Janick.
Published: (2002)
Writing testbenches: functional verification of HDL models/
by: Bergeron, Janick
Published: (2003)
Systemverilog for verification: a guide to learning the testbench language features/
by: Spear, Chris
Published: (2006)
Verification plans: the five-day verification strategy for modern hardware verification languages/
by: James, Peet
Published: (2004)
Principles of functional verification/
by: Meyer, Andreas S.
Published: (2004)
×
Loading...