|
|
|
|
LEADER |
00836nam a2200217 a 4500 |
001 |
1531568 |
005 |
20171111233622.0 |
008 |
051228s2005 cy da r 000 u eng d |
020 |
|
|
|a 0387239049
|q pbk.
|
040 |
|
|
|a CY
|b University of Cyprus
|e AACR2
|
050 |
|
|
|a TK7874.75.Q26 2005
|
050 |
|
|
|a TK7874.75.Q26 2005
|
100 |
1 |
|
|a Qin, Zhanhai,
|d 1976-
|
245 |
1 |
0 |
|a Symbolic analysis and reduction of VLSI circuits/
|c Zhanhai Qin, Sheldon X.D. Tan, Chung-Kuan Cheng
|
260 |
|
|
|a New York, N.Y.:
|b Springer,
|c c2005
|
300 |
|
|
|a xxii, 283 p. :
|b ill. ;
|c 24 cm.
|
504 |
|
|
|a Includes bibliographical references (p. 273-280) and index.
|
650 |
|
0 |
|a Integrated circuits
|x Very large scale integration
|
700 |
1 |
|
|a Tan, Sheldon X. D.
|
700 |
1 |
|
|a Cheng, Chung-Kuan
|
952 |
|
|
|a CY-NiOUC
|b 5a042e506c5ad14ac1e882ba
|c 998a
|d 945l
|e TK7874.75.Q26 2005
|t 1
|x m
|z Books
|