|
|
|
|
| LEADER |
00764nam a2200205 a 4500 |
| 001 |
1491228 |
| 005 |
20171111233548.0 |
| 008 |
140604t2003 njua b 001 0 eng |
| 020 |
|
|
|a 9780132599702
|q pbk.
|
| 040 |
|
|
|a DLC
|
| 050 |
0 |
0 |
|a TK7885.7
|b .P35 2003
|
| 100 |
1 |
|
|a Palnitkar, Samir.
|
| 245 |
1 |
0 |
|a Verilog HDL :
|b a guide to digital design and synthesis /
|c Samir Palnitkar.
|
| 250 |
|
|
|a 2nd ed.
|
| 260 |
|
|
|a California :
|b Prentice Hall,
|c c2003.
|
| 300 |
|
|
|a xlii, 450 p. :
|b ill. ;
|c 25 cm. +
|e 1 CD-ROM (4 3/4 in.)
|
| 500 |
|
|
|a "A Prentice Hall title."
|
| 504 |
|
|
|a Includes bibliographical references (p. 439-440) and index.
|
| 650 |
|
0 |
|a Verilog (Computer hardware description language)
|
| 952 |
|
|
|a CY-LiCUT
|b 5a01a8126c5ad14ac1e7cf07
|c 945l
|d 998a
|e -
|t 6
|x cf
|z Computer Files
|
