|
|
|
|
| LEADER |
00716nam a2200193 a 4500 |
| 001 |
1183474 |
| 005 |
20171111232554.0 |
| 008 |
080617s1983 gr er 000 0 eng d |
| 040 |
|
|
|a GrAtEKP.pliroforiki
|b gre
|e AACR2
|
| 082 |
|
0 |
|2 22
|a 004
|
| 100 |
1 |
|
|a Hon, Robert W.
|
| 245 |
1 |
4 |
|a The hierarchical analysis of VLSI designs/
|c Robert W. Hon
|
| 260 |
|
|
|a Pittsburgh:
|b Carnegie-Mellon University,
|c 1983
|
| 300 |
|
|
|a 170 p. :
|b diagrs, tabs ;
|c 30 cm.
|
| 490 |
0 |
|
|a CMU-CS ;
|v 83170
|
| 650 |
|
0 |
|a Computer science
|
| 650 |
|
0 |
|a Integrated circuits
|x Very large scale integration
|
| 710 |
0 |
|
|a Carnegie-Mellon University.
|b Department of Computer Science
|
| 952 |
|
|
|a GrAtEKP
|b 59ccf03b6c5ad134460ca776
|c 998a
|d 945l
|e 004 CMUCS 83170
|t 1
|x m
|z Books
|
