Reasoning in Boolean networks: logic synthesis and verification using testing techniques/
Main Author: | Kunz, Wolfgang |
---|---|
Other Authors: | Stoffel, Dominik |
Format: | Book |
Language: | English |
Published: |
Boston:
Kluwer Academic Publishers,
c1997
|
Series: | Frontiers in electronic testing
|
Subjects: |
Similar Items
-
Logic synthesis and verification algorithms/
by: Hachtel, Gary D.
Published: (1996) -
Logic synthesis and verification algorithms
by: Hachtel, Gary D.
Published: (2002) -
VLSI fault modeling and testing techniques/
Published: (1993) -
Modeling and simulation of high speed VLSI interconnects/
Published: (1994) -
High-level test synthesis of digital VLSI circuits/
by: Lee, Mike Tien-Chien
Published: (1997)